

A Data-centric Profiler for Parallel Programs

Xu Liu John Mellor-Crummey

Department of Computer Science Rice University

Petascale Tools Workshop - Madison, WI - July 16, 2013



- data-centric analysis



Code-centric v.s. data-centric

- Code-centric attribution
 - problematic code sections
 - instruction, loop, function
- Data-centric attribution
 - problematic variable accesses
 - aggregate metrics of different memory accesses to the same variable
- Code-centric + data-centric
 - data layout match access pattern
 - data layout match computation distribution

```
I: for (i = 0; i < n; i++) {

2: for(j = 0; j < n; j++) {

3: for(k = 0; k < n; k++) {

4: A[i, j, k] = A[i, j, k,] + B[j, i, k] + C[k, j, i];

5: }

6: }
```



Combination of code-centric and data-centric attributions provides insights



• Memspy and SLO have large overhead

- difficult to simulate complex memory hierarchies
- Measurement methods
 - temporal/spatial locality
 - HPCToolkit, Cache Scope
 - NUMA locality
 - Memphis, MemProf

Identify both locality problems

GUI for intuitive analysis

Support both static and heap-allocated variable attributions

Work for both MPI and threaded programs

Widely applicable

Approach

- A scalable sampling-based call path profiler which
 - performs both code-centric and data-centric attribution
 - identifies locality and NUMA bottlenecks
 - monitors MPI+threads programs running on clusters
 - works on almost all modern architectures
 - incurs low runtime and space overhead
 - has a friendly graphic user interface for intuitive analysis



Prerequisite: sampling support

- Sampling features that HPCToolkit needs
 - necessary features
 - sample memory-related events (memory accesses, NUMA events)
 - capture effective addresses
 - record precise IP of sampled instructions or events
 - optional features
 - record useful metrics: data access latency (in CPU cycle)
 - · sample instructions/events not related to memory
- Support in modern processors
 - hardware support
 - AMD Opteron 10h and above: instruction-based sampling (IBS)
 - IBM POWER 5 and above: marked event sampling (MRK)
 - Intel Itanium 2: data event address register sampling (DEAR)
 - Intel Pentium 4 and above: precise event based sampling (PEBS)
 - Intel Nehalem and above: PEBS with load latency (PEBS-LL)
 - software support: instrumentation-based sampling (Soft-IBS)



HPCToolkit workflow

- Profiler: collect and attribute samples
- Analyzer: merge profiles and map to source code
- GUI: display metrics in both code-centric and data-centric views





HPCToolkit profiler

- Record data allocation
 - heap-allocated variables
 - overload memory allocation functions: malloc, calloc, realloc, ...
 - determine the allocation call stack
 - record the pair (allocated memory range, call stack) into a map
 - static variables
 - read symbol tables of the executable and dynamic libraries in use
 - identify the name and memory range for each static variable
 - record the pair (memory range, name) in a map
- Record samples
 - determine the calling context of the sample
 - update the precise IP
 - attribute to data (allocation call path or static variable name) according to effective address touched by instruction



HPCToolkit profiler (cont.)

- Data-centric attribution for each sample
 - create three CCTs
 - look up the effective address in the map
 - heap-allocated variables
 - use the allocation call path as a prefix for the current context
 - insert in first CCT
 - static variables
 - copy the name (as a CCT node) as the prefix
 - insert in second CCT
 - unknown variables
 - insert in third CCT
- Record per-thread profiles





HPCToolkit analyzer

- Merge profiles across threads
 - begin at the root of each CCT
 - merge variables next
 - · variables have the same name or allocation call path
 - merge sample call paths finally





GUI: intuitive display

00		hpcviewer: a	amg2006		
🞅 par_strength.c 🛛 🞅 p	ar_interp.c 🗠	hypre_memory.c			
173S_diag = hypr174hypre_CSRMatr175hypre_CSRMatr176S_offd = hypr177hypre_CSRMatr	e_ParCSRMatrixD ixI(S_diag) = h ixJ(S_diag) = h e_ParCSRMatrixO ixI(S_offd) = h	iag(S); ypre_CTAlloc(int ypre_CTAlloc(int f M(S); ypre_CTAlloc(int	, num_variables+1; , num_nonzeros_dia , num_variables+1;); ag););	
Calling Context View 🕅	Callers View	Flat View			
] 🏗 🖖 💽 t⊗ ¥ 🧏	A A-				
Scope				PM_MRK_DATA_FRO	M_RMEM:Sum (I) V
Experiment Aggregate M	letrics				4.08e+04 100 %
monitored_heap_data					3.87e+04 94.9%
≥266: heap_data_a	llocation				3.87e+04 94.9%
296: monitor_r	nain				3.82e+04 93.8%
479: main					3.82e+04 93.8%
2431: H	PRE_PCGSetup				1.93e+04 47.5%
67: hy	/pre_PCGSetup				1.93e+04 47.5%
	6: HYPRE_BoomerA	GSetup			1.93e+04 47.5%
· · · · · · · · · · · · · · · · · · ·	66: hypre_Boomer.	MGSetup	call site of	allocation	1.93e+04 47.5%
	oop at par_amg_set	up.c: 480		unocucion	1.93e+04 47.5%
20°	S85: hypre lo	omerAMGCreateS			1.34e+04 33.0%
	▼ 🛱 175: hypre	_CAlloc\$AF6_3			9.03e+03 22.2%
·	▼ 🛱 135: ca	loc			9.03e+03 22.2%
	🖉 📄 heap	_data_accesses			9.03e+03 22.2%
	▼ 🛱 29	91: ThdCode			9.03e+03 22.2%
	▼ 🛱	_xlsmp_DynamicCh	unkCall		9.03e+03 22.2%
hypre_BoomerAMGBuildInterp\$\$OL\$\$1				7.85e+03 19.3%	
▼inlined from par_interp.c: 296				7.85e+03 19.3%	
▼loop at par_interp.c: 318				7.85e+03 19.3%	
▼loop at par_interp.c: 318				7.85e+03 19.3%	
		Vloop at p	par_interp.c: 332		7.85e+03 19.3%
		par_ii	nterp.c: 335		7.85e+03 19.3%
▼					1.18e+03 2.9%
▼inlined from par_interp.c: 480					1.18e+03 2.9%
▼loop at par_interp.c: 506				1.18e+03 2.9%	
▼loop at par_interp.c: 514				1.18e+03 2.9%	
Vloop at par interp.c: 539				1.18e+03 2.9%	
		par_ii	nterp.c: 541		1.18e+03 2.9%



- Identify problematic variables and memory accesses
 - metric: latency

for a variable or a program region:

ier a ranabie er a pregram region					
l_{ins}	latency	optimization strategy			
low	low	no optimization needed			
low	high	optimization would yield little benefit			
high	low	low priority for optimization			
high	high	high priority for optimization			

Experiments

- AMG2006
 - MPI+OpenMP: 4 MPI × 128 threads
 - sampling method: MRK on IBM POWER 7
- LULESH
 - OpenMP: 48 threads
 - sampling method: IBS on AMD Magny-Cours
- Sweep3D
 - MPI: 48 MPI processes
 - sampling method: IBS on AMD Magny-Cours
- Streamcluster and NW
 - OpenMP: 128 threads
 - sampling method: MRK on IBM POWER 7



Optimization results

Benchmark	Optimization	Improvement
AMG2006	match data with computation	24% for solver
Sweep3D	change data layout to match access patterns	15%
LULESH	 1. interleave data allocation 2. change data layout 	13%
Streamcluster	interleave data allocation	28%
NW	interleave data allocation	53%



Overhead

Bonohmark	Execution time		
Denchmark	Native	With profiling	
AMG2006	551s	604s (+9.6%)	
Sweep3D	88s	90s (+2.3%)	
LULESH	17s	19s (+12%)	
Streamcluster	25s	27s (+8.0%)	
NW	77s	80s (+3.9%)	



- HPCToolkit features
 - code-centric and data-centric analysis
 - widely applicable on modern architectures
 - work for MPI+thread programs
 - intuitive GUI for analyzing data locality bottlenecks
 - low overhead and high accuracy
- HPCToolkit utilities
 - identify CPU bound and memory bound programs
 - provide feedback to guide data locality optimization